Part Number Hot Search : 
C1383 150CG 05S1N1JT A4956 TMG20D80 16C55 2SK879 LE35ABZ
Product Description
Full Text Search
 

To Download IW4066BD Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  technical data iw4066b quad bilateral switch high-voltage silicon-gate cmos ordering information iw4066bn plastic IW4066BD soic t a = -55 to 125 c for all packages the iw4066b is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. in addition, the on-state resistance is relatively constant over the full input-signal range. the iw4066b consists of four independent bilateral switches. a single control signal is required per switch. both the p and the n device in a given switch are biased on or off simultaneously by the control signal.(as show in fig.1.)the well of the n-ch annel device on each switch is either tied to the input when the switch is on or to gnd when the switch is off. this configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on-state resistance low over the full operating-signal range. the advantages over single-channel switches include peak input- signal voltage swings equal to the fu ll supply voltage, and more constant on-state impedance over the input-signal range. ? operating voltage range: 3.0 to 18 v ? maximum input current of 1 a at 18 v over full package-temperature ? range; 100 na at 18 v and 25 c ? noise margin (over full p ackage temperature range): 1.0 v min @ 5.0 v supply 2.0 v min @ 10.0 v supply 2.5 v min @ 15.0 v supply pin assignment function table on/off control input state of analog switch l off h on logic diagram pin 14 =v cc pin 7 = gnd rev. 00
iw4066b rev. 00 maximum ratings * symbol parameter value unit v cc dc supply voltage (referenced to gnd) -0.5 to +20 v v in dc input voltage (referenced to gnd) -0.5 to v cc +0.5 v v out dc output voltage (referenced to gnd) -0.5 to v cc +0.5 v i in dc input current, per pin 10 ma p d power dissipation in still air, plastic dip+ soic package+ 750 500 mw p d power dissipation per output transistor 100 mw tstg storage temperature -65 to +150 c t l lead temperature, 1 mm from case for 10 seconds (plastic dip or soic package) 260 c * maximum ratings are those values beyond which damage to the device may occur. functional operation should be restricted to the reco mmended operating conditions. +derating - plastic dip: - 10 mw/ c from 65 to 125 c soic package: : - 7 mw/ c from 65 to 125 c recommended operating conditions symbol parameter min max unit v cc dc supply voltage (referenced to gnd) 3.0 18 v v in , v out dc input voltage, output voltage (referenced to gnd) 0 v cc v t a operating temperature, all package types -55 +125 c this device contains protection circuitry to guard agains t damage due to high static voltages or electric fields. however, precautions must be taken to avoid applications of any voltage highe r than maximum rated voltages to this high-impedance circuit. for proper operation, v in and v out should be constrained to the range gnd (v in or v out ) v cc . unused inputs must always be tied to an appropriate logic voltage level (e.g., either gnd or v cc ). unused outputs must be left open.
iw4066b dc electrical characteristics (voltages referenced to gnd) v cc guaranteed limit symbol parameter test conditions v -55 c 25 c 125 c unit v ih minimum high-level voltage on/off control inputs r on = per spec 5.0 10 15 3.5(min) 7(min) 11(min) v v il minimum low-level voltage on/off control inputs r on = per spec 5.0 10 15 1 2 2 1 2 2 1 2 2 v i in maximum input leakage current, on/off control inputs v in = v cc or gnd 18 0.1 0.1 1.0 a i cc maximum quiescent supply current (per package) v in = v cc or gnd 5.0 10 15 20 0.25 0.5 1 5 0.25 0.5 1 5 7.5 15 30 150 a r on maximum ?on? resistance v c = v cc r l =10 k returned to v cc - gnd 2 v is = gnd to v cc 5.0 10 15 800 310 200 1050 400 240 1300 550 320 r on maximum difference in ?on? resistance between any two channels in the same package v c = v cc r l =10 k 5.0 10 15 - - - 15 10 5 - - - i off maximum off- channel leakage current, any one channel v c = 0 v v is =18 v; v os = 0 v v is =0 v; v os = 18v 18 0.1 0.1 1.0 a i on maximum on- channel leakage current, any one channel v c = 0 v v is =18 v; v os = 0 v v is =0 v; v os = 18v 18 0.1 0.1 1.0 a rev. 00
iw4066b rev. 00 ac electrical characteristics (c l =50pf, r l =200k , input t r =t f =20 ns) v cc guaranteed limit symbol parameter v -55 c 25 c 125 c unit t plh , t phl maximum propagation delay, analog input to analog output (figure 2) 5.0 10 15 40 20 15 40 20 15 80 40 30 ns t plz , t phz , t pzl , t pzh maximum propagation delay, on/off control to analog output (figure 3) 5.0 10 15 70 40 30 70 40 30 140 80 60 ns c maximum capacitance on/off control input control input = gnd analog i/o feedthrough - 15 7.5 0.6 pf additional application characteristics (voltages referenced to gnd unless noted) v cc limit * symbol parameter test conditions v 25 c unit thd total harmonic distortion v c = v cc , gnd = -5 v r l = 10 k , f is =1 khz sine wave 5 0.4 % bw maximum on- channel bandwidth or minimum frequency response v c = v cc , gnd = -5 v r l = 1 k 5 40 mhz bw maximum on- channel bandwidth or minimum frequency response v c = gnd , v is = 5 v r l = 1 k 10 1 mhz bw maximum on- channel bandwidth or minimum frequency response v c (a) = v cc = 5 v v c (b) = gnd = -5 v v is (a) = 5 v p - p ,50 source r l = 1 k 5 8 mhz - cross talk (control input to signal output) v c = 10 v t r , t f = 20 ns r l = 10 k 10 50 mv - maximum control input repetition rate v is = v cc , r l = 1 k c l = 50 pf v c = 10 v (square wave centered on 5 v) t r , t f = 20 ns, v os = 1/2 v os @1 khz 5 10 15 6 9 9.5 mhz * guaranteed limits not tested. determined by design and verified by qualification.
iw4066b switch input switch output, i is (ma) v os (v) v cc (v) v is (v) -55 c +25 c +125 c min max 5 5 0 5 0.64 -0.64 0.51 -0.51 0.36 -0.36 - 4.6 0.4 - 10 10 0 10 1.6 -1.6 1.3 -1.3 0.9 -0.9 - 9.5 0.5 - 15 15 0 15 4.2 -4.2 3.4 -3.4 2.4 -2.4 - 13.5 1.5 - gnd v is v cc figure 1. schematic diagram of 1 of 4 identica l switches and its associ ated control circuitry. rev. 00
iw4066b figure 2. switching waveforms figure 3. switching waveforms expanded logic diagram (1/4 of the device) control switch gnd = l off v cc = h on rev. 00
iw4066b n suffix plastic dip (ms - 001aa) a b f g d l h seating plane n k 0.25 (0.010) m t m j -t- c 1 14 7 8 dimensions, mm symbol min max a 18.67 19.69 b 6.10 7.11 c 5.33 d 0.36 0.56 f 1.14 1.78 g 2.54 h 7.62 j 0 10 k 2.92 3.81 l 7.62 8.26 notes: 1. dimensions ?a?, ?b? do not include mold flash or protrusions. maximum mold flash or protrusions 0.25 mm (0.010) per side. m 0.20 0.36 n 0.38 d suffix soic (ms - 012ab) dimensions, mm symbol . a b h c k c m j f m p g d r x 45 seating plane 0.25 (0.010) m t -t- 1 14 7 8 min max a 8.55 8.75 b 3.80 4.00 c 1.35 1.75 d 0.33 0.51 f 0.40 1.27 g 1.27 h 5.72 j 0 8 k 0.10 0.25 m 0.19 0.25 notes: p 5.80 6.20 1.dimensions a and b do not include mold flash or protrusion. r 0.25 0.50 2.maximum mold flash or protrusion 0.15 mm (0.006) per side for a; for b - 0.25 mm (0.010) per side. rev. 00


▲Up To Search▲   

 
Price & Availability of IW4066BD

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X